Publication

Spatial: A Language and Compiler for Application Accelerators

Christos Kozyrakis
2018
Conference Papers

Abstract

Industry is increasingly turning to reconfigurable architectures like FPGAs and CGRAs for improved performance and energy efficiency. Unfortunately, adoption of these architectures has been limited by their programming models. HDLs lack abstractions for productivity and are difficult to target from higher level languages. HLS tools are more productive, but offer an ad-hoc mix of software and hardware abstractions which make performance optimizations difficult.

Official source

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Spatial: A Language and Compiler for Application Accelerators

Chat with Graph Search

Contemporary Logic Synthesis: with an Application to AQFP Circuit Optimization

Automated Formal Verification of Software Network Functions

Driving and suppressing the human language network using large language models