Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
This paper presents a detailed analysis of CSL (Current Steering Logic) [1] and compares its characteristics with FSCL (Folded Source Coupled Logic) [1,2,3], two logic families intended to be applied in mixed-mode CMOS circuits. These logic families generate small current spikes compared to the CMOS static family. They feature high robustness to process fluctuations, and are capable to operate at low quiescent current and power supply voltage. Simulation results, based on ES2 0.7 CMOS low voltage technology, are presented.
Jean-Jacques Simond, André Hodder, Roland Wetter
Farhad Rachidi-Haeri, José-Luis Bermudez