Publication

Double-Gate Pentacene TFTs with Improved Control in Subthreshold Region

Mihai Adrian Ionescu, Jürgen Brugger, Andreea Veronica Savu, Katrin Sidler Arnet, Nenad Cvetkovic, Jyotshna Bhandari
2009
Conference Papers

Abstract

In this work a double-gate pentacene TFT architecture is presented. The devices are fabricated on a polyimide substrate using three aligned levels of stencil lithography along with standard photolithography, which enable a soft yet well controlled device processing. The benefic impact of the top gate voltage control to reduce the leakage current and significantly improve the subthreshold swing of the device is demonstrated. Moreover, this original design show good promise for the enhancement of Ion/Ioff TEF characteristics.

Official source

https://infoscience.epfl.ch/entities/publication/a486b198-6c8e-4d8a-a50a-9df697a77180

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Double-Gate Pentacene TFTs with Improved Control in Subthreshold Region

Chat with Graph Search

Silicon CMOS and InGaAs(P)/InP SPADs for NIR/SWIR detection

Active Voltage Balancing with Seamless Integration into Dual Gate Driver for Series Connection of SiC MOSFETs

Lithium tantalate photonic integrated circuits for volume manufacturing