Comparison of a Timing-Error Tolerant Scheme with a Traditional Re-transmission Mechanism for Networks on Chips

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

With the onset of large-scale astronomical surveys capturing millions of images, there is an increasing need to develop fast and accurate deconvolution algorithms that generalize well to different images. A powerful and accessible deconvolution method woul ...

Environmental noise, mostly related to human activities, has an immense impact on public health. The development of noise reduction technologies is paramount in addressing this problem. Because of practical and economic reasons, a compact, broadband, light ...

The growing popularity of edge computing has fostered the development of diverse solutions to support Artificial Intelligence (AI) in energy-constrained devices. Nonetheless, comparatively few efforts have focused on the resiliency exhibited by AI workload ...

This paper presents an ultra-high-throughput decoder architecture for NB-LDPC codes based on the Hybrid Extended Min-Sum algorithm. We introduce a new processing block that updates a check node and its associated variable nodes in a fully pipelined way, th ...

The MALTA pixel chip is a 2 cm x 2 cm large monolithic pixel detector developed in the Tower 180 nm imaging process. The chip contains four CMOS transceiver blocks at its sides which allow chip-to-chip data transfer. The power pads are located mainly at th ...

Medipix4 is the latest member in the Medipix/Timepix family of pixel detector chips aimed at high rate spectroscopic X-ray imaging using high-Z materials. The chip address the limitations of conventional hybrid pixel detectors for X-ray imaging. Its predec ...

Approximate logic synthesis is an emerging field that tolerates errors in the synthesized logic circuits for better optimization quality. Indeed, in many computing problems, the requirement of preserving the exact functionality either results in unnecessar ...

Flow cell arrays (FCAs) concurrently provide efficient on-chip liquid cooling and electrochemical power generation. This technology is especially promising for three-dimensional multi-processor systems-on-chip (3D MPSoCs) realized in deeply scaled technolo ...

Eccentricity has emerged as a potentially useful tool for helping to identify the origin of black hole mergers. However, eccentric templates can be computationally very expensive owing to the large number of harmonics, making statistical analyses to distin ...

The increasing luminosity in HEP (High Energy Physics) colliders demands trigger systems to be more selective. First, more information from the detector is routed to the trigger system. Second, larger parts of this information are processed together. These ...

It has been shown that the coherent detection of long range (LoRa) signals only provides marginal gains of around 0.7 dB on the additive white Gaussian noise (AWGN) channel. However, ALOHA-based massive Internet-of-Things systems, including LoRa, often ope ...

High-Level Synthesis (HLS) tools generate hardware designs from high-level programming languages. These tools almost universally build datapaths that are controlled using a centralized controller which relies on a static, compile-time schedule to determine ...

High-energy hadron colliders are designed to generate particle collisions within specialized detectors. A higher number of collisions is achieved with high-quality beams of low transverse emittances, meaning a small transverse cross-section, and high inten ...

Comparison of a Timing-Error Tolerant Scheme with a Traditional Re-transmission Mechanism for Networks on Chips

Chat with Graph Search

Deep learning-based galaxy image deconvolution

Plasma-based Electroacoustic Actuator for Broadband Sound Absorption

Error Resilient In-Memory Computing Architecture for CNN Inference on the Edge

Ultra-High-Throughput EMS NB-LDPC Decoder with Full-Parallel Node Processing

Development of a large-area, light-weight module using the MALTA monolithic pixel detector

Medipix4, a high granularity four sides buttable pixel readout chip for high resolution spectroscopic X-ray imaging at rates compatible with medical CT scans

Logic Synthesis From Incomplete Specifications Using Disjoint Support Decomposition

Thermal and Voltage-Aware Performance Management of 3D MPSoCs with Flow Cell Arrays and Integrated SC Converters

An Efficient Signal-to-noise Approximation for Eccentric Inspiraling Binaries

Low-Latency High-Bandwidth Circuit and System Design for Trigger Systems in High Energy Physics

On the Advantage of Coherent LoRa Detection in the Presence of Interference

High-Level Synthesis of Dynamically Scheduled Circuits

Transverse Noise, Decoherence, and Landau Damping in High-Energy Hadron Colliders