From C/C plus plus Code to High-Performance Dataflow Circuits

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

We propose novel techniques that exploit data and computation sharing to improve the performance of complex stateful parallel computations, like agent-based simulations. Parallel computations are translated into behavioral equations, a novel formalism laye ...

Verification and testing of hardware heavily relies on cycle-accurate simulation of RTL. As single-processor performance is growing only slowly, conventional, single-threaded RTL simulation is becoming impractical for increasingly complex chip designs and ...

Driven by the demand for real-time processing and the need to minimize latency in AI algorithms, edge computing has experienced remarkable progress. Decision-making AI applications stand out for their heavy reliance on data-centric operations, predominantl ...

Type inference in the presence of first-class or "impredicative" second-order polymorphism a la System F has been an active research area for several decades, with original works dating back to the end of the 80s. Yet, until now many basic problems remain ...

Superconducting electronics provide us with cryogenic digital circuits that can rival established technologies in performance and energy consumption. Today, the lack of tools for the design of large-scale integrated superconducting circuits is a major obst ...

Electronic devices play an irreplaceable role in our lives. With the tightening time to market, exploding demand for computing power, and continuous desire for smaller, faster, less energy-consuming, and lower-cost chips, computer-aided design for electron ...

Cloud computing environments increasingly provision field-programmable gate arrays (FPGAs) for their programmability and hardware-level parallelism. While FPGAs are typically used by one tenant at a time, multitenant schemes supporting spatial sharing of c ...

Quantum computing not only holds the potential to solve long-standing problems in quantum physics, but also to offer speed-ups across a broad spectrum of other fields. Access to a computational space that incorporates quantum effects, such as superposition ...

This article presents a two-times interleaved, loop-unrolled SAR analog-to-digital converter (ADC) operational from 300 down to 4.2 K. The 6-8-bit resolution and the sampling speed up to 1 GS/s are targeted at digitizing the multi-channel frequency-multipl ...

Advances in computational capabilities and large volumes of experimental data have established computer simulations of brain tissue models as an important pillar in modern neuroscience. Alongside, a variety of domain specific languages (DSLs) have been dev ...

Today's continued increase in demand for processing power, despite the slowdown of Moore's law, has led to an increase in processor count, which has resulted in energy consumption and distribution problems. To address this, there is a growing trend toward ...

To achieve resource-efficient hardware designs, high-level synthesis (HLS) tools share (i.e., time-multiplex) functional units among operations of the same type. This optimization is typically performed in conjunction with operation scheduling to ensure th ...

Modern hardware is increasingly complex, requiring increasing effort to understand in order to carefully engineer systems for optimal performance and effective utilization. Moreover, established design principles and assumptions are not portable to modern ...

Dataflow programming is a methodology that enables the development of high-level, parametric programs that are independent of the underlying platform. This approach is particularly useful for heterogeneous platforms, as it eliminates the need to rewrite ap ...

Disaggregated memory provides many cost savings and resource provisioning benefits for current datacenters, but software systems enabling disaggregated memory access result in high performance penalties. These systems require intrusive code changes to port ...

Dataflow circuits promise to overcome the scheduling limitations of standard HLS solutions. However, their performance suffers due to timing overheads caused by their handshake communication protocol. Current pipelining solutions fail to account for logic ...

The demise of Moore's Law and Dennard scaling has resulted in diminishing performance gains for general-purpose processors, and so has prompted a surge in academic and commercial interest for hardware accelerators. Specialized hardware has already redefine ...

High-speed turbomachinery is commonly designed to achieve high power densities. Limited space for active cooling results in a challenging thermal management. A thermal modeling approach leveraging modern declarative programming capabilities is presented, y ...

In this article, we account for the liquidity risk in the underlying assets when pricing European exchange options, which has not been considered in the literature. An Ornstein-Uhlenbeck process with the mean -reversion property is selected to model the ma ...

From C/C plus plus Code to High-Performance Dataflow Circuits

Chat with Graph Search

Using Process Calculus for Optimizing Data and Computation Sharing in Complex Stateful Parallel Computations

Highly Parallel RTL Simulation

EdgeAI-Aware Design of In-Memory Computing Architectures

When Subtyping Constraints Liberate A Novel Type Inference Approach for First-Class Polymorphism

Technology-Aware Logic Synthesis for Superconducting Electronics

Contemporary Logic Synthesis: with an Application to AQFP Circuit Optimization

X-Attack 2.0: The Risk of Power Wasters and Satisfiability Don’t-Care Hardware Trojans to Shared Cloud FPGAs

Scalable Quantum Algorithms for Noisy Quantum Computers

A 1-GS/s 6-8-b Cryo-CMOS SAR ADC for Quantum Computing

MOD2IR: High-Performance Code Generation for a Biophysically Detailed Neuronal Simulation DSL

Compilation and Design Space Exploration of Dataflow Programs for Heterogeneous CPU-GPU Platforms

Resource Sharing in Dataflow Circuits

Chaosity: Understanding Contemporary NUMA-architectures

Design Space Exploration for Partitioning Dataflow Program on CPU-GPU Heterogeneous System

From Self-managed Database Systems to Runtime-intelligent Analytics

Using Local Cache Coherence for Disaggregated Memory Systems

An Iterative Method for Mapping-Aware Frequency Regulation in Dataflow Circuits

Building Chips Faster: Hardware-Compiler Co-Design for Accelerated RTL Simulation

Thermal management for gas lubricated, high-speed turbomachinery

Exchange options with stochastic liquidity risk