Publication

Weak Inversion Performance of CMOS and DCVSPG Logic Families in Sub-300mV Range

Yusuf Leblebici, Omer Can Akgun
2006
Conference Papers

Abstract

In this paper the advantages of using Differential Cascode Voltage Switch Pass Gate (DCVSPG) logic with regard to standard CMOS for subthreshold operation are presented. The two families are compared in terms of their performance and Energy-Delay-Product (EDP) figures. Multiple gates were simulated using 0.18µm standard CMOS technology. Simulation results show that DCVSPG NAND2 gate has 71%, DCVSPG NOR2 gate has 82% and DCVSPG full adder has 66% EDP savings over the CMOS counterparts.

Official source

https://infoscience.epfl.ch/entities/publication/87987303-3b69-4758-af49-e60e6494654e

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Weak Inversion Performance of CMOS and DCVSPG Logic Families in Sub-300mV Range

Chat with Graph Search

Contemporary Logic Synthesis: with an Application to AQFP Circuit Optimization

Silicon CMOS and InGaAs(P)/InP SPADs for NIR/SWIR detection

Light-Intensity Switching of Graphene/WSe2 Synaptic Devices