Optimizing Lattice-based Post-Quantum Cryptography Codes for High-Level Synthesis

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Electronic devices play an irreplaceable role in our lives. With the tightening time to market, exploding demand for computing power, and continuous desire for smaller, faster, less energy-consuming, and lower-cost chips, computer-aided design for electron ...

Verification and testing of hardware heavily relies on cycle-accurate simulation of RTL. As single-processor performance is growing only slowly, conventional, single-threaded RTL simulation is becoming impractical for increasingly complex chip designs and ...

The Serviceability Limit States (SLS) of reinforced concrete structures, where cracking and deflection limits are verified in the design process, are directly related to time-dependent properties of concrete. In this study, the effects of creep and shrinka ...

High-tech industries power the modern digital world, but their supply chains are particularly vulnerable to geopolitical and economic disruption. Urgent action is needed to improve supply-chain resilience. ...

To achieve resource-efficient hardware designs, high-level synthesis (HLS) tools share (i.e., time-multiplex) functional units among operations of the same type. This optimization is typically performed in conjunction with operation scheduling to ensure th ...

Federated learning is a semi-distributed algorithm, where a server communicates with multiple dispersed clients to learn a global model. The federated architecture is not robust and is sensitive to communication and computational overloads due to its one-m ...

The Eurocode 2 for the design of concrete structures (EN1992-1-1:2004) is undergoing a revision that will lead to the publication of the second generation of this code to be used across all CEN member countries. Therefore, the impact of the code will reach ...

The demise of Moore's Law and Dennard scaling has resulted in diminishing performance gains for general-purpose processors, and so has prompted a surge in academic and commercial interest for hardware accelerators. Specialized hardware has already redefine ...

With Moore's law coming to an end, increasingly more hope is being put in specialized hardware implemented on reconfigurable architectures such as Field-Programmable Gate Arrays (FPGAs). Yet, it is often neglected that these architectures themselves experi ...

The pervasive adoption of field-programmable gate arrays (FPGAs) in both cyber-physical systems and the cloud has raised many security issues. Being integrated circuits, FPGAs are susceptible to fault and power side-channel attacks, which require physical ...

Objective. Peripheral nerve interfaces have the potential to restore sensory, motor, and visceral functions. In particular, intraneural interfaces allow targeting deep neural structures with high selectivity, even if their performance strongly depends upon ...

Quantum computing has made significant progress in recent years, with Google and IBM releasing quantum computers with 72 and 50 qubits, respectively. Google has also achieved quantum supremacy with its 54-qubit device, and IBM has announced the release of ...

Chimeric antigen receptors (CARs) are synthetic, transmembrane proteins that trigger immune cell signaling following their engagement. They have been first utilized in T cells and later in natural killer (NK) cells to redirect their cytotoxicity toward a s ...

We identified that in modern commercial FPGAs, routing signals from the general interconnect to the configurable logic blocks (CLBs) through a very sparse input interconnect block (IIB) represents a significant runtime bottleneck. This is despite academic ...

Speech representations which are robust to pathology-unrelated cues such as speaker identity information have been shown to be advantageous for automatic dysarthric speech classification. A recently proposed technique to learn speaker identity-invariant re ...

Structural engineers today are still educated mainly to design new structures. This ignores the fact that structures already exist and need to be maintained. Students are thus often ill-equipped to deal with maintenance and preservation of existing structu ...

The world's cities are facing various challenges such as rapid urbanization, poverty, climate change, pollution, sustainable and inclusive development. Building futuristic smart and sustainable cities is proving to be a response to these challenges. Recent ...

High-Level Synthesis (HLS) tools generate hardware designs from high-level programming languages. These tools almost universally build datapaths that are controlled using a centralized controller which relies on a static, compile-time schedule to determine ...

Current speech recognition architectures perform very well from the point of view of machine learning, hence user interaction. This suggests that they are emulating the human biological system well. We investigate whether the inference can be inverted to p ...

The increasing luminosity in HEP (High Energy Physics) colliders demands trigger systems to be more selective. First, more information from the detector is routed to the trigger system. Second, larger parts of this information are processed together. These ...

Optimizing Lattice-based Post-Quantum Cryptography Codes for High-Level Synthesis

Chat with Graph Search

Contemporary Logic Synthesis: with an Application to AQFP Circuit Optimization

Highly Parallel RTL Simulation

Verification of deflections and cracking of RC flat slabs with numerical and analytical approaches

Building resilience in high-tech supply chains

Resource Sharing in Dataflow Circuits

Privatized graph federated learning

A Discussion on the Reliability of prEN1992-1-1:2021 Shear Strength Provisions for Fibre Reinforced Concrete Members Without Shear Reinforcement

Building Chips Faster: Hardware-Compiler Co-Design for Accelerated RTL Simulation

Automating the Design of Programmable Interconnect for Reconfigurable Architectures

Evaluating, Exploiting, and Hiding Power Side-Channel Leakage of Remote FPGAs

Combining biophysical models and machine learning to optimize implant geometry and stimulation protocol for intraneural electrodes

Optimizing Quantum Compilers: Efficient and Effective Algorithms

Unlocking Hidden Potential: Exploring the Complexities of Signaling in Immune Cell Activation to Optimize CAR Therapy

IIBLAST: Speeding Up Commercial FPGA Routing by Decoupling and Mitigating the Intra-CLB Bottleneck

Adversarial-Free Speaker Identity-Invariant Representation Learning for Automatic Dysarthric Speech Classification

Engineering of Existing Structures: The Need and Place for Non-destructive Evaluation

Artificial Intelligence Based Methods for Smart and Sustainable Urban Planning: A Systematic Survey

High-Level Synthesis of Dynamically Scheduled Circuits

Low-Level Physiological Implications of End-to-End Learning of Speech Recognition

Low-Latency High-Bandwidth Circuit and System Design for Trigger Systems in High Energy Physics