Publication

Ultra low power subthreshold current-mode logic utilizing a novel PMOS load device

Yusuf Leblebici, Seyed Armin Tajalli, Eric Vittoz
2007
Journal Articles

Abstract

A novel approach for implementing MOS current-mode logic (MCML) circuits that can operate with ultra low bias currents is introduced. Measurements of test structures fabricated in 0.18 μm CMOS technology show that the proposed PMOS load device concept can be utilized successfully for bias currents as low as 1 nA, achieving sufficiently high gain (>3) over a wide frequency range.

Official source

https://infoscience.epfl.ch/entities/publication/68f4b46f-a3e8-41a9-9fd0-419ced2914be

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Ultra low power subthreshold current-mode logic utilizing a novel PMOS load device

Chat with Graph Search

Strain relaxation and multidentate anchoring in n-type perovskite transistors and logic circuits

Active Voltage Balancing with Seamless Integration into Dual Gate Driver for Series Connection of SiC MOSFETs

Energy-Efficient Electronic Functions Based on the Co-integration of 2D and Ferroelectric Materials