Effect of graphene oxide nanosheets on visible light-assisted antibacterial activity of vertically-aligned copper oxide nanowire arrays

Ursula Röthlisberger, Negar Ashari Astani, Fateme Kiani Shahvandi
2018
Journal Articles

Official source

About
Privacy
Disclaimer

Graph Chatbot

Ursula Röthlisberger, Negar Ashari Astani, Fateme Kiani Shahvandi
2018
Journal Articles

Official source

Related publications (3)

https://infoscience.epfl.ch/entities/publication/6688e5fb-5188-41c4-8d30-211a5ebfd1b9

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Related publications (3)

Full-Area Passivating Contacts with High and Low Thermal Budgets: Solutions for High Efficiency c-Si Solar Cells

Gizem Nogay

Today more than 90% of the global PV market is covered by c-Si solar cells which are limited by recombination losses at the metal-semiconductor interface. This recombination path can be avoided by separating the metal from the c-Si wafer by introducing a b ...

EPFL2018

Ambipolar silicon nanowire FETs with stenciled-deposited metal gate

Giovanni De Micheli, Yusuf Leblebici, Jürgen Brugger, Andreea Veronica Savu, Davide Sacchetto

We report on a fully CMOS compatible fabrication method for ambipolar silicon nanowire FinFETs. The low thermal budget processing, compatible with monolithic 3D device integration, makes use of low pressure chemical vapor deposition (LPCVD) of amorphous Si ...

Elsevier2011

Design Aspects of Carry Lookahead Adders with Vertically-Stacked Nanowire Transistors

Giovanni De Micheli, Yusuf Leblebici, Davide Sacchetto, Mohamed Haykel Ben Jamaa

This paper discusses the newly introduced vertically-stacked silicon nanowire gate-all-around fieldeffect-transistor technology and its advantages for higher density layout design. The vertical nanowire stacking technology allows very-high density arrangem ...

IEEE Service Center, 445 Hoes Lane, Po Box 1331, Piscataway, NJ 08855-1331 USA2010