Publication

A Design-oriented Charge-based Simplified Model for FDSOI MOSFETs

Christian Enz, Farzan Jazaeri, Alessandro Pezzotta
2018
Conference Papers

Abstract

In this paper a design-oriented model for asymmetrical double-gate (ADG) MOSFETs is proposed. Including the back-gate effect into the original simplified EKV bulk model requires only one additional parameter to the existing four, and extends the simplified EKV model to FDSOI processes. This will help the designer to find the right trade-off in terms of design parameters, including the back-gate biasing. A comparison with measurement results from a 28-nm FDSOI CMOS process is provided, assessing the excellent accuracy of the proposed.

Official source

https://infoscience.epfl.ch/entities/publication/664b592c-c29d-4334-97ac-f4115fdc33d5

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A Design-oriented Charge-based Simplified Model for FDSOI MOSFETs

Chat with Graph Search

Doping Engineering for PDP Optimization in SPADs Implemented in 55-nm BCD Process

A 0.32 x 0.12 mm2 Cryogenic BiCMOS 0.1-8.8 GHz Low Noise Amplifier Achieving 4 K Noise Temperature for SNWD Readout

Active Voltage Balancing with Seamless Integration into Dual Gate Driver for Series Connection of SiC MOSFETs