Publication

Towards fabrication of Vertical Slit Field Effect Transistor (VeSFET) as new device for nano-scale CMOS technology

Jean-Michel Sallese, Didier Bouvet
2011
Conference Papers

Abstract

This paper proposes a CMOS based process for Vertical Slit Field Effect Transistors. The central part of the device, namely, the vertical slit, is defined by using electron beam lithography and silicon dry etching. In order to verify the validity and the reproducibility of the process, devices having the slit width ranging from 16 nm to 400 nm were fabricated, with slit conductance in the range 0.6 to 3 milliSiemens, in agreement with the expected values. © 2011 IEEE.

Official source

https://infoscience.epfl.ch/entities/publication/54a1baf2-d495-42be-81ab-73c0d4c22056

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Towards fabrication of Vertical Slit Field Effect Transistor (VeSFET) as new device for nano-scale CMOS technology

Chat with Graph Search

Towards Scalable Electronics: Synthetic 2D Materials for Large-Area 2D Circuit Integration

Neurostimulation and Wireless Data Transmission Circuits for Implantable High-Density Neural Interfaces

Resist-Free E-beam Lithography for Patterning Nanoscale Thick Films on Flexible Substrates