Publication

Formal Verification for Secure Processors: A Guide for Computer Architects

Thomas Emile Bourgeat
2024

Abstract

As computer architects continually push the limits of microarchitectural performance optimizations, securing hardware against speculative execution attacks feels like a Sisyphean task. This article explores the critical role computer architects can play in advancing hardware security through formal verification.

Official source

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Formal Verification for Secure Processors: A Guide for Computer Architects

Chat with Graph Search

Electrical-Level Fault-Injection Attacks on FPGA-Based Systems

The JPEG AI Standard: Providing Efficient Human and Machine Visual Data Consumption

Error Resilient In-Memory Computing Architecture for CNN Inference on the Edge