Publication

Trans-Capacitance Modeling in Junctionless Gate-All-Around Nanowire FETs

Jean-Michel Sallese, Farzan Jazaeri, Lucian Barbut
2014
Journal Articles

Abstract

In this letter, we derive an analytical model for trans-capacitances in Junctionless Nanowire Field Effect Transistors (JL NW FET). As for static operation, we show that a complete small signal capacitance network can be built upon an equivalence scheme recently pointed out between JL NW FET and its double gate counterpart for which such a model has been proposed. This approach is validated by 3D Technology Computer Aided Design simulations and bridges the gap between the nanowire junctionless device and its application in circuits.

Official source

https://infoscience.epfl.ch/entities/publication/469212e7-4497-4c94-9d27-8b0a4d25b566

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Trans-Capacitance Modeling in Junctionless Gate-All-Around Nanowire FETs

Chat with Graph Search

Ternary Oxides of s - and p -Block Metals for Photocatalytic Solar-to-Hydrogen Conversion

Strain relaxation and multidentate anchoring in n-type perovskite transistors and logic circuits

Active Voltage Balancing with Seamless Integration into Dual Gate Driver for Series Connection of SiC MOSFETs