Publication

Certification of the efficient random number generation technique based on single-photon detector arrays and time-to-digital converters

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Certification of the efficient random number generation technique based on single-photon detector arrays and time-to-digital converters

Chat with Graph Search

A Gradient-Gated SPAD Array for Non-Line-of-Sight Imaging

Side-channel analysis of isogeny-based key encapsulation mechanisms and hash-based digital signatures

Social Opinion Formation and Decision Making Under Communication Trends

Complex-order scale-invariant operators and self-similar processes

Modelling and design of CMOS SPAD sensors for quantum random number generation

A 3.3-Gb/s SPAD-Based Quantum Random Number Generator

Chaotic microcomb-based parallel ranging

Active Wire Fences for Multitenant FPGAs

Evaluating, Exploiting, and Hiding Power Side-Channel Leakage of Remote FPGAs

Automating the Design of Programmable Interconnect for Reconfigurable Architectures

A Visionary Look at the Security of Reconfigurable Cloud Computing

Learning With Your PETS

Exploration-based model learning with self-attention for risk-sensitive robot control

Resource aware pricing for electric vehicle charging

STREAMING TENSOR TRAIN APPROXIMATION

Temperature Impact on Remote Power Side-Channel Attacks on Shared FPGAs

Gradient-based optimisation of the conditional-value-at-risk using the multi-level Monte Carlo method

Optimal Matching of Random Parts

Assessment of the Bundle SNSPD Plus FPGA-Based TDC for High-Performance Time Measurements

DFAulted: Analyzing and Exploiting CPU Software Faults Caused by FPGA-Driven Undervolting Attacks