Programmable Seizure Detector Using a 32-bit RISC Processor for Implantable Medical Devices

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

We propose a new approach for normalization and simplification of logical formulas. Our approach is based on algorithms for lattice-like structures. Specifically, we present two efficient algorithms for computing a normal form and deciding the word problem ...

Driven by the demand for real-time processing and the need to minimize latency in AI algorithms, edge computing has experienced remarkable progress. Decision-making AI applications stand out for their heavy reliance on data-centric operations, predominantl ...

Despite FPGAs rapidly evolving to support the requirements of the most demanding emerging applications, their high static power consumption, concentrated within the routing resources, still presents a major hurdle for low-power applications. Augmenting the ...

Implanted medical devices (IMDs) have been widely developed to support the monitoring and recording of biological data inside the body or brain. Wirelessly powered IMDs, a subset of implantable electronics, have been proposed to eliminate the limitations r ...

Binary logic operations are the building blocks of computing machines. In this paper, we present a new programmable binary logic gate based on programmable multistable mechanisms (PMM), which are multistable structures whose stability behavior depends on m ...

Binary logic gates are building blocks of computing machines, in particular, electronic computers. One variant is the programable logic gate, also known as the reconfigurable logic gate, in which the logical function implemented can be modified. In this pa ...

This work presents the study of suspended Y-cut Lithium Niobate shear bulk acoustic resonators for wide band filter applications in the frequency range of 3.5-4.5GHz. The resonators consist of a Lithium Niobate film with Aluminum top interdigitated electro ...

In order to optimize the energy use of servers in Data Centers, techniques such as power capping or power budgeting are usually deployed. These techniques rely on the prediction of the power and execution time of applications. These data are obtained via d ...

We derive algorithms for efficient secure numerical and logical operations in the semi-honest model ensuring statistical or perfect security for secure multi-party computation (MPC). To derive our algorithms for trigonometric functions, we use basic mathem ...

This work deals with a control strategy to regulate homogeneous reaction systems in reactors equipped with a cooling jacket. The reaction system is expressed in terms of vessel extents and viewed as a single-input (the inlet coolant temperature), two-outpu ...

Current procedures for the rapid inspection of buildings and infrastructure are subjective, time-consuming, and cumbersome to document, necessitating new technologies to automate the process and eliminate these shortcomings. Fortunately, recent development ...

In most robotic and biomedical applications, the interest for real-time embedded systems with tactile ability has been growing. For example in prosthetics, a dedicated portable system is needed for developing wearable devices. The main challenges for such ...

Over the past two decades, the thermo-hydro-mechanical behavior of earth-contact structures such as piles, walls, slabs, and tunnels, which simultaneously provide structural support and energy supply, has been studied through various field experiments and ...

This paper presents DynOR, a 32-bit 6-stage OpenRISC microprocessor with dynamic clock adjustment. To alleviate the issue of unused dynamic timing margins, the clock period of the processor is adjusted on a cycle-by-cycle level, based on the instruction ty ...

With the omnipresence of embedded processing in all forms of electronics today, there is a strong trend towards wireless, battery-powered, portable embedded systems which have to operate under stringent energy constraints. Consequently, low power consumpti ...

We consider the problem of compressing an information source when a correlated one is available as side information only at the decoder side, which is a special case of the distributed source coding problem in information theory. In particular, we consider ...

This paper proposes a novel approach to modeling of gate level timing errors during high-level instruction set simulation. In contrast to conventional, purely random fault injection, our physically motivated approach directly relates to the underlying circ ...

Background: Although digital mobility outcomes (DMOs) can be readily calculated from real-world data collected with wearable devices and ad-hoc algorithms, technical validation is still required. The aim of this paper is to comparatively assess and validat ...

In this work, we propose an analytical model for the intrinsic transcapacitances in ultra-thin gate-all-around junctionless nanowire field effect transistors in the presence of confined energy states of electrons. The validity of the developed model is con ...

Programmable Seizure Detector Using a 32-bit RISC Processor for Implantable Medical Devices

Chat with Graph Search

Formula Normalizations in Verification

EdgeAI-Aware Design of In-Memory Computing Architectures

Shrinking FPGA Static Power via Machine Learning-Based Power Gating and Enhanced Routing

Integrated Wireless Power, Data Communication, and Thermal Sensing System for Autonomous Multisite Brain Implants

Programmable Logic Gates Based On Tunable Multistable Mechanisms

Reconfigurable Logic Gates Based on Programable Multistable Mechanisms

Toward Band n78 Shear Bulk Acoustic Resonators Using Crystalline Y-Cut Lithium Niobate Films With Spurious Suppression

Fast Energy Estimation Through Partial Execution of HPC Applications

Secure numerical and logical multi party operations

Output regulation via trajectory tracking for chemical reactors with jacket dynamics

Damage-augmented digital twins towards the automated inspection of buildings

Approximate FPGA Implementation of CORDIC for Tactile Data Processing using Speculative Adders

Thermo-hydro-mechanical behavior of energy barrettes: Field experiments and numerical simulations

DynOR: A 32-bit Microprocessor in 28 nm FD-SOI with Cycle-By-Cycle Dynamic Clock Adjustment

High Resolution Light-Based 3D Printing Of Cell-Laden Bio Constructs

Microarchitectural Low-Power Design Techniques for Embedded Microprocessors

Neural Distributed Image Compression with Cross-Attention Feature Alignment

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Assessing real-world gait with digital technology? Validation, insights and recommendations from the Mobilise-D consortium

Transcapacitances Modeling in ultra-thin gate-all-around junctionless nanowire FETs, including 2D quantum confinement