Publication

Abrupt NMOS Inverter Based on Punch-Through Impact Ionization With Hysteresis in the Voltage Transfer Characteristics

Mihai Adrian Ionescu, Didier Bouvet, Kirsten Emilie Moselund
2008
Journal Articles

Abstract

In this letter, an abrupt NMOS inverter based on punch-through impact ionization is demonstrated for the first time. The slopes for both the rising and the falling edge of the ID(V GS) device characteristics are less than 10 mV/decade steep which translates into a gain of -80 for the inverter. In addition, the voltage transfer characteristic shows a hysteresis whose width depends on the biasing. The output swing is approximately twice the input voltage swing, which assures proper cascadability of logic gates.

Official source

https://infoscience.epfl.ch/entities/publication/2910dd39-9d8d-41c6-a89c-f19be09b75fc

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Abrupt NMOS Inverter Based on Punch-Through Impact Ionization With Hysteresis in the Voltage Transfer Characteristics

Chat with Graph Search

Compensating Propagation Delay in PT-Symmetry-Based Inductive Power Transfer Systems: Control Strategies for Misalignment-Tolerant CC and CV Operations

Design Trade-offs of Second Harmonic Minimization in Solid-State Transformers

Contemporary Logic Synthesis: with an Application to AQFP Circuit Optimization