An MIG-based Compiler for Programmable Logic-in-Memory Architectures

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

This work aims to develop a scalable surrogate modelling framework for robust multidisciplinary design optimisation (RMDO) in complex engineering systems. Focusing on gas-bearing supported rotors, it addresses the need to maintain system performance under ...

A shortcut model is a low-order model that provides a simplified representation of a complex process, thereby enabling faster and more efficient analysis, design and optimization without the computational intensity of a full-scale model. For continuous dis ...

Distributed systems, which enable the efficient processing of large-scale data and complex tasks across multiple interconnected processes, offer significant advantages over single-machine systems. These include enhanced scalability, improved fault toleran ...

Driven by the demand for real-time processing and the need to minimize latency in AI algorithms, edge computing has experienced remarkable progress. Decision-making AI applications stand out for their heavy reliance on data-centric operations, predominantl ...

The desire and ability to place AI-enabled applications on the edge has grown significantly in recent years. However, the compute-, area-, and power-constrained nature of edge devices are stressed by the needs of the AI-enabled applications, due to a gener ...

In the past decades, a significant increase of the transistor density on a chip has led to exponential growth in computational power driven by Moore's law. To overcome the bottleneck of traditional von-Neumann architecture in computational efficiency, effo ...

We formulate computed-tomography reconstruction as a continuous-domain optimization problem with Hessian total variation (HTV) as the regularizer. HTV is a sparsity-promoting regularizer that favors continuous and piecewise-linear functions with few affine ...

Modern integrated circuits are tiny yet incredibly complex technological artifacts, composed of millions and billions of individual structures working in unison. Managing their complexity and facilitating their design drove part of the co-evolution of mode ...

Electronic devices play an irreplaceable role in our lives. With the tightening time to market, exploding demand for computing power, and continuous desire for smaller, faster, less energy-consuming, and lower-cost chips, computer-aided design for electron ...

In this paper, we are presenting a new architecture to directly compute the ‘Percent-free PSA’ diagnostics index to enhance the differentiation of prostate cancer from benign prostatic disease. The proposed circuit uses silicon nanowires-based memristive b ...

In this paper, the design and experimental validation of a prototype phasor measurement unit (PMU) that simultaneously meets the P and M class requirements of the IEC/IEEE Std 60255-118-1-2018 are presented. The device is based on a synchrophasor estimatio ...

The increasing demand for computing power and the emergence of heterogeneous computing architectures have driven the exploration of innovative techniques to address current limitations in both the compute and memory subsystems. One such solution is the use ...

Magnetic bit writing by short-wave magnons without conversion to the electrical domain is expected to be a game-changer for in-memory computing architectures. Recently, the reversal of nanomagnets by propagating magnons was demonstrated. However, experimen ...

Computer systems rely heavily on abstraction to manage the exponential growth of complexity across hardware and software. Due to practical considerations of compatibility between components of these complex systems across generations, developers have favou ...

Smarty is a fully-reconfigurable on-chip feed-forward artificial neural network (ANN) with ten integrated time-to-digital converters (TDCs) designed in a 16 nm FinFET CMOS technology node. The integration of TDCs together with an ANN aims to reduce system ...

Machine learning and data processing algorithms have been thriving in finding ways of processing and classifying information by exploiting the hidden trends of large datasets. Although these emerging computational methods have become successful in today's ...

Modern hardware is increasingly complex, requiring increasing effort to understand in order to carefully engineer systems for optimal performance and effective utilization. Moreover, established design principles and assumptions are not portable to modern ...

Memory devices have returned to the spotlight due to increasing interest in using in-memory computing architectures to make data-driven algorithms more energy-efficient. One of the main advantages of this architecture is the efficient performance of vector ...

The miniaturization of integrated circuits (ICs) and their higher performance and energy efficiency, combined with new machine learning algorithms and applications, have paved the way to intelligent, interconnected edge devices. In the medical domain, they ...

Embedded systems confront two opposite goals: low-power operation and high performance. The current trend to reach these goals is toward heterogeneous platforms, including multi-core architectures with heterogeneous cores and hardware accelerators. The lat ...

An MIG-based Compiler for Programmable Logic-in-Memory Architectures

Chat with Graph Search

Dimensionless Group-Driven Ensemble Neural Networks for Robust Design Optimisation in Engineering

A shortcut model for batch distillation columns using pertinent effective factors

Optimal Byzantine Agreement with Little Cryptography

EdgeAI-Aware Design of In-Memory Computing Architectures

Exploring High-Performance and Energy-Efficient Architectures for Edge AI-Enabled Applications

Towards Scalable Electronics: Synthetic 2D Materials for Large-Area 2D Circuit Integration

A Continuous-Domain Solution for Computed Tomography with Hessian Total-Variation Regularization

Graph generative deep learning models with an application to circuit topologies

Contemporary Logic Synthesis: with an Application to AQFP Circuit Optimization

Enhancing Prostate Cancer Diagnosis with In-Memory Sensing and Edge Computing of Percent-free PSA Index

Implementation and validation of a dual P- and M- class compliant PMU prototype based on the delayed in-quadrature interpolated DFT

Intermediate Address Space: virtual memory optimization of heterogeneous architectures for cache-resident workloads

Magnon-Assisted Magnetization Reversal of Ni81Fe19 Nanostripes on Y3Fe5O12 with Different Interfaces

Secure Interface Design Leveraging Hardware/Software Support

On-Chip Fully Reconfigurable Artificial Neural Network in 16 nm FinFET for Positron Emission Tomography

2D Nanosystems: Applications of 2D Semiconductors for In-Memory Computing

Chaosity: Understanding Contemporary NUMA-architectures

How to Achieve Large-Area Ultra-Fast Operation of MoS 2 Monolayer Flash Memories?

Exploring brain-inspired multi-core heterogeneous hardware templates for low-power biomedical embedded systems

Acceleration of Control Intensive Applications on Coarse-Grained Reconfigurable Arrays for Embedded Systems