Skip to main content
Publication

Modeling nanoscale junctions for device architectures