Publication

Initialization Mechanism in Kohonen Neural Network Implemented in CMOS Technology

2008
Conference Papers

Abstract

An initialization mechanism is presented for Kohonen neural network implemented in CMOS technology. Proper selection of initial values of neurons’ weights has a large influence on speed of the learning algorithm and finally on the quantization error of the network, which for different initial parameters can vary even by several orders of magnitude. Experiments with the software model of designed network show that results can be additionally improved when conscience mechanism is used during the learning phase. This mechanism additionally decreases number of dead neurons, which minimizes the quantization error. The initialization mechanism together with experimental Kohonen neural network with four neurons and 3 inputs have been designed in CMOS 0.18 μm technology.

Official source

https://infoscience.epfl.ch/entities/publication/1281e761-1a4c-4edc-ac5d-afbdec2a8c8e

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

2008
Conference Papers

Abstract

Official source

https://infoscience.epfl.ch/entities/publication/1281e761-1a4c-4edc-ac5d-afbdec2a8c8e

About this result

Related concepts (32)

CMOS

Complementary metal–oxide–semiconductor (CMOS, pronounced "sea-moss", siːmɑːs, -ɒs) is a type of metal–oxide–semiconductor field-effect transistor (MOSFET) fabrication process that uses complementary and symmetrical pairs of p-type and n-type MOSFETs for logic functions. CMOS technology is used for constructing integrated circuit (IC) chips, including microprocessors, microcontrollers, memory chips (including CMOS BIOS), and other digital logic circuits.

BiCMOS

Bipolar CMOS (BiCMOS) is a semiconductor technology that integrates two semiconductor technologies, those of the bipolar junction transistor and the CMOS (complementary metal–oxide–semiconductor) logic gate, into a single integrated circuit. In more recent times the bipolar processes have been extended to include high mobility devices using silicon–germanium junctions.

Active-pixel sensor

An active-pixel sensor (APS) is an , which was invented by Peter J.W. Noble in 1968, where each pixel sensor unit cell has a photodetector (typically a pinned photodiode) and one or more active transistors. In a metal–oxide–semiconductor (MOS) active-pixel sensor, MOS field-effect transistors (MOSFETs) are used as amplifiers. There are different types of APS, including the early NMOS APS and the now much more common complementary MOS (CMOS) APS, also known as the CMOS sensor.

Related publications (18)

Initialization Mechanism in Kohonen Neural Network Implemented in CMOS Technology

Chat with Graph Search

Measuring the Impact of Model and Input Heterogeneity in Personalized Federated Learning

IFedAvg: Interpretable Data-Interoperability for Federated Learning

Plug and Play Autoencoders for Conditional Text Generation