Publication

Nanowire Tunnel FET with Simultaneously Reduced Subthermionic Subthreshold Swing and Off-Current due to Negative Capacitance and Voltage Pinning Effects

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Nanowire Tunnel FET with Simultaneously Reduced Subthermionic Subthreshold Swing and Off-Current due to Negative Capacitance and Voltage Pinning Effects

Chat with Graph Search

Inverse Geometric Locomotion

Plasma-irradiated hafnia ferroelectrics for high-performance flexible thin film transistors

Introduction and Overview: Chapter 1 of the Special Issue: on the Path to Tokamak Burning Plasma Operation

Gate Driver Power Supply With Low-Capacitance-Coupling and Constant Output Voltage for Medium-Voltage SiC MOSFETs

Active Voltage Balancing with Seamless Integration into Dual Gate Driver for Series Connection of SiC MOSFETs

Towards Scalable Electronics: Synthetic 2D Materials for Large-Area 2D Circuit Integration

Strain relaxation and multidentate anchoring in n-type perovskite transistors and logic circuits

Light-Intensity Switching of Graphene/WSe2 Synaptic Devices

A Dual-Channel Gate Driver Design with Active Voltage Balancing Circuit for Series Connection of SiC MOSFETs

Polarization-enhanced GaN Schottky barrier diodes: Ultra-thin InGaN for high breakdown voltage and low Ron

Energy-Efficient Electronic Functions Based on the Co-integration of 2D and Ferroelectric Materials

Unraveling the Electrochemical Electrode Coupling in Integrated Organic Electrochemical Transistors

Silicon CMOS and InGaAs(P)/InP SPADs for NIR/SWIR detection

Doping Engineering for PDP Optimization in SPADs Implemented in 55-nm BCD Process

Electrical spectroscopy of defect states and their hybridization in monolayer MoS2

New ultrahigh-speed device concepts: from THz nanoplasma devices to glass-like electronics for neuromorphic computation

Physics-Enhanced Graph Neural Networks for Soft Sensing in Industrial Internet of Things

Ferroelectric Junctionless Double-Gate Silicon-On-Insulator FET as a Tripartite Synapse

SPAD Developed in 55 nm Bipolar-CMOS-DMOS Technology Achieving Near 90% Peak PDP

Surfactant behavior and limited incorporation of indium during in situ doping of GeSn grown by molecular beam epitaxy