Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
This paper presents a regular layout fabric made of via-programmable MCML universal logic cells for structured ASIC applications and the associated design flow. The proposed structured ASIC fabric offers very high noise immunity due to the differential operation, as well as low production cost due to the via-programmable properties of the universal logic cell. Implementations of a number of circuits are presented and the area/speed performances are compared with classical CMOS implementation using a commercial standard cell library in 0.18 μm CMOS technology.
Giovanni De Micheli, Alessandro Tempia Calvino, Andrea Costamagna
Tobias Kippenberg, Johann Emmeram Riemensberger, Mikhail Churaev, Xinru Ji, Terence Albert Emile Blésin, Chengli Wang, Zihan Li, Junyin Zhang, Xi Wang, Chen Yang, Wil Kao