Mediaspace scheduled maintenance: Aug 25, 2026 07:00 - 12:00 AM. During this time, videos will be temporarily unavailable. Check status updates.

Home

Person

Halil Andac Yigit

This person has left EPFL

About
Privacy
Disclaimer

Graph Chatbot

Related publications (4)

Page 1 of 1

Design, Optimization and Verification of Embedded Gain Cell RAMs

Halil Andac Yigit

One of the vital components of Very Large Scale Integration (VLSI) is embedded memories. Embedded memories are widely used in various system-on-chip (SoC) architectures, including communication systems, consumer electronics, and the automotive applications ...

EPFL2025

A 16-kB 65-nm GC-eDRAM Macro With Internal Bias Voltage Generation Providing Over 100-μs Retention Time

Andreas Peter Burg, Halil Andac Yigit

Gain-cell embedded dynamic random access memory (GC-eDRAM) has emerged as a suitable choice for embedded memory implementation due to its high density, low leakage current, and voltage scaling compatibility. This work presents a 16-kB 3T-1C GC-eDRAM macro, ...

2024

A 128-kbit GC-eDRAM With Negative Boosted Bootstrap Driver for 11.3x Lower-Refresh Frequency at a 2.5% Area Overhead in 28-nm FD-SOI

Andreas Peter Burg, Robert Giterman, Halil Andac Yigit, Emmanuel Nieto Casarrubias

Gain-cell embedded DRAM (GC-eDRAM) is a high-density logic-compatible alternative to conventional static random-access memory (SRAM) and embedded DRAM (eDRAM). However, GC-eDRAM suffers from a reduced data retention time (DRT) at deeply-scaled process node ...

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC2023

Fin field-effect transistor (finfet) based semiconductor memory array having memory cells with a reduced surface area

Andreas Peter Burg, Robert Giterman, Halil Andac Yigit

A fin field-effect transistor (FinFET) based semiconductor memory array having a plurality of memory cells, each memory cell including a write transistor having a write wordline gate over a first fin connected to a write wordline gate contact, a write bitl ...

2024