Home

Person

Alessandro Tempia Calvino

This person has left EPFL

About
Privacy
Disclaimer

Graph Chatbot

Related publications (23)

Page 1 of 2

Technology Mapping and Optimization Algorithms for Logic Synthesis of Advanced Technologies

Alessandro Tempia Calvino

Logic synthesis is a key component of electronic design automation (EDA) tools, essential for designing high-performance, compact, and power-efficient integrated circuits. The continuous downscaling of complementary metal-oxide-semiconductor (CMOS) technol ...

EPFL2024

Majority-based Design Flow for AQFP Superconducting Family

Giovanni De Micheli, Alessandro Tempia Calvino, Siang-Yun Lee, Dewmini Sudara Marakkalage

Adiabatic superconducting devices are promising candidates to develop high-speed/low-power electronics. Advances in physical technology must be matched with a systematic development of comprehensive design and simulation tools to bring superconducting elec ...

IEEE2022

Utilizing XMG-based Synthesis to Preserve Self-Duality for RFET-Based Circuits

Giovanni De Micheli, Heinz Riener, Alessandro Tempia Calvino, Akash Kumar

Individual transistors based on emerging reconfigurable nanotechnologies exhibit electrical conduction for both types of charge carriers. These transistors (referred to as Reconfigurable Field-Effect Transistors (RFETs)) enable dynamic reconfiguration to d ...

2022

Technology Mapping Using Multi-output Library Cells

Giovanni De Micheli, Alessandro Tempia Calvino

Technology mapping transforms a technology-independent representation into a technology-dependent one given a library of cells. Even if technology libraries contain multi-output cells, state-of-the-art techniques fully exploit single-output cells only. Mul ...

2023

Area-Oriented Optimization After Standard-Cell Mapping

Giovanni De Micheli, Alessandro Tempia Calvino, Andrea Costamagna

We address the problem of minimizing the area of circuits mapped to a technology library, with or without delay constraints. While traditional methods optimize first a technology-independent representation and then perform technology mapping to a library, ...

Association for Computing Machinery2025

Synthesis of SFQ Circuits with Compound Gates

Giovanni De Micheli, Alessandro Tempia Calvino, Rassul Bairamkulov

Rapid single-flux quantum (RSFQ) is one of the most advanced superconducting technologies with the potential to supplement or replace conventional VLSI systems. However, scaling RSFQ systems up to VLSI complexity is challenging due to fundamental differenc ...

IEEE2023

Technology Legalization and Optimization for Adiabatic Quantum-Flux Parametron

Giovanni De Micheli, Alessandro Tempia Calvino

Adiabatic quantum-flux parametron (AQFP) is an energy-efficient superconducting technology. Before physical design can be performed, AQFP technology mapping involves not only mapping logic into supported gate types but also legalizing the circuit to fulfil ...

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC2025

Improving Standard-Cell Design Flow using Factored Form Optimization

Giovanni De Micheli, Alessandro Tempia Calvino

Factored form is a powerful multi-level representation of a Boolean function that readily translates into an implementation of the function in CMOS technology. In particular, the number of literals in a factored form correlates strongly with the number of ...

IEEE2023

Depth-optimal Buffer and Splitter Insertion and Optimization in AQFP Circuits

Giovanni De Micheli, Alessandro Tempia Calvino

The Adiabatic Quantum-Flux Parametron (AQFP) is an energy-efficient superconducting logic family. AQFP technology requires buffer and splitting elements (B/S) to be inserted to satisfy path-balancing and fanout-branching constraints. B/S insertion policies ...

IEEE2023

Technology-Aware Logic Synthesis for Superconducting Electronics

Giovanni De Micheli, Alessandro Tempia Calvino, Siang-Yun Lee, Dewmini Sudara Marakkalage, Mingfei Yu, Rassul Bairamkulov

Superconducting electronics provide us with cryogenic digital circuits that can rival established technologies in performance and energy consumption. Today, the lack of tools for the design of large-scale integrated superconducting circuits is a major obst ...

2024

Back-end-aware Fault-tolerant Quantum Oracle Synthesis

Giovanni De Micheli, Alessandro Tempia Calvino, Mingfei Yu

Quantum oracle synthesis involves compiling arbitrary Boolean functions into quantum circuits using specific quantum gates supported by the target quantum computer. The Clifford+T gate library is particularly common in fault-tolerant quantum computing syst ...

Association for Computing Machinery2025

Algebraic and Boolean Methods for SFQ Superconducting Circuits

Giovanni De Micheli, Alessandro Tempia Calvino

Rapid single-flux quantum (RSFQ) is one of the most advanced and promising superconducting logic families, offering exceptional energy efficiency and speed. RSFQ technology requires delay registers (DFFs) and splitter cells to satisfy the path-balancing an ...

2024

Improving Standard-Cell Design Flow using Factored Form Optimization

Giovanni De Micheli, Alessandro Tempia Calvino

Factored form is a powerful multi-level representa- tion of a Boolean function that readily translates into an imple- mentation of the function in CMOS technology. In particular, the number of literals in a factored form correlates strongly with the number ...

2023

Enhancing Delay-Driven LUT Mapping with Boolean Decomposition

Giovanni De Micheli, Alessandro Tempia Calvino

Ashenhurst-Curtis decomposition (ACD) is a decomposition technique used, in particular, to map combinational logic into lookup tables (LUTs) structures when synthesizing hardware designs. However, available implementations of ACD suffer from excessive comp ...

2024

Area-Oriented Resubstitution For Networks of Look-Up Tables

Giovanni De Micheli, Alessandro Tempia Calvino, Andrea Costamagna

This paper addresses the challenge of reducing the number of nodes in Look-Up Table (LUT) networks with two significant applications. First, Field-Programmable Gate Arrays (FPGAs) can be modelled as networks of LUTs, and minimizing the node count is impera ...

2025

Scalable Logic Rewriting Using Don’t Cares

Giovanni De Micheli, Alessandro Tempia Calvino

Logic rewriting is a powerful optimization technique that replaces small sections of a Boolean network with better implementations. Typically, exact synthesis is used to compute optimum replacement on-the-fly, with possible support for Boolean don't cares. ...

2024

On the Synthesis of High-performance Homomorphic Boolean Circuits

Giovanni De Micheli, Alessandro Tempia Calvino, Mingfei Yu

The rapid growth of cloud computing has intensified the need for secure data outsourcing solutions. Fully homomorphic encryption (FHE) offers a promising approach by enabling computations on encrypted data without exposing the plaintext. This paper advance ...

Association for Computing Machinery, Inc2024

Direct Model-checking of SysML Models

Alessandro Tempia Calvino

Model-checking intends to verify whether a property is satisfied by a model, or not. Model-checking of high-level models, e.g. SysML models, usually first requires a model transformation to a low level formal specification. The present papers proposes a ne ...

SCITEPRESS2021

Late Breaking Results: Majority-inverter Graph Minimization by Design Space Exploration

Giovanni De Micheli, Alessandro Tempia Calvino, Siang-Yun Lee

The majority-inverter graph (MIG) is a homogeneous logic network widely used in logic synthesis for majority-based emerging technologies. Many logic optimization algorithms have been proposed for MIGs, including rewriting, resubstitution, and graph mapping ...

Association for Computing Machinery2024

A Versatile Mapping Approach for Technology Mapping and Graph Optimization

Giovanni De Micheli, Heinz Riener, Alessandro Tempia Calvino, Akash Kumar

This paper proposes a versatile mapping approach that has three objectives: i) it can map from one technology-independent graph representation to another; ii) it can map to a cell library; iii) it supports logic rewriting. The method is cut-based, mitigate ...

IEEE2022