Publications by Luca Benini | EPFL Graph Search

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

This paper examines reliable advancements in low-cost DNA- and immuno-chips. Capacitance detection was successfully chosen to develop label-free bio-chips. Probe immobilization was rigorously investigated in order to obtain reliable capacitance measurement ...

For better understanding of genetic mechanisms underlying clinical observations, it is interesting to determine which genes and clinical traits are interrelated. In the last few years a consistent amount of research in genomics has been done concerning cor ...

With technological advances, the number of cores integrated on a chip is increasing. This, in turn is leading to thermal constraints and thermal design challenges. Temperature gradients and hot-spots not only affect the performance of the system, but also ...

3-D integrated circuits (3-D ICs) offer a promising solution to overcome the scaling limitations of 2-D ICs. However, using too many through-silicon-vias (TSVs) pose a negative impact on 3-D ICs due to the large overhead of TSV (e.g., large footprint and l ...

Three-dimensional integrated circuits (3D-ICs) are a promising approach to address the integration challenges faced by current systems on chips (SoCs). Designing an efficient network on chip (NoC) interconnect for a 3-D SoC that meets not only the applicat ...

In this study, the authors explore sequential and parallel processing architectures, utilising a custom ultra-low-power (ULP) processing core, to extend the lifetime of health monitoring systems, where slow biosignal events and highly parallel computations ...

Continuous transistor scaling due to improvements in CMOS devices and manufacturing technologies is increasing processor power densities and temperatures; thus, creating challenges to maintain manufacturing yield rates and reliable devices in their expecte ...

New tendencies envisage Multi-Processor Systems-On-Chip (MPSoCs) as a promising solution for the consumer electronics market. MPSoCs are complex to design, as they must execute multiple applications (games, video), while meeting additional design constrain ...

To tackle the increasing communication complexity of multi-core systems, scalable Networks on Chips (NoCs) are needed to interconnect the processor, memory and hardware cores of the systems. For the use of NoCs to be feasible in today's industrial designs, ...

This paper presents a switched-capacitor (SC) current integrator circuit for impedance measurement of tethered bilayer lipid membrane (tBLM) biosensors. The circuit comprises a small number of high performance components enabling enhanced experimental flex ...

Label–free DNA detection is of crucial role to when developing point-of-care biochips to be used in personalized therapy. Capacitance detection is a promising technology for label-free DNA detection. However, data published in literature often show evident ...

In the framework of bioanalytics and multiple array detection, we developed a fully portable and low-cost detection system based on Localized Surface Plasmon Resonance (LSPR) in a transmission configuration (T-LSPR). The transmission approach is suitable t ...

Ultrasound imaging is a reference medical diagnostic technique, thanks to its blend of versatility, effectiveness, and moderate cost. The core computation of all ultrasound imaging methods is based on simple formulae, except for those required to calculate ...

Today, chip multiprocessors (CMPs) that accommodate multiple processor cores on the same chip have become a reality. As the communication complexity of such multicore systems is rapidly increasing, designing an interconnect architecture with predictable be ...

With increasing communication demands of processor and memory cores in Systems on Chips (SoCs), scalable Networks on Chips (NoCs) are needed to interconnect the cores. For the use of NoCs to be feasible in today’s industrial designs, a custom-tailored, app ...

Networks on Chip (NoC) has emerged as the paradigm for designing scalable communication architecture for Systems on Chips (SoCs). Avoiding the conditions that can lead to deadlocks in the network is critical for using NoCs in real designs. Methods that can ...

For better understanding the genetic mechanisms underlying clinical observations, and better defining a group of potential candidates for protein-family-inhibiting therapy, it is interesting to determine the correlations between genomic, clinical data and ...

With the growing complexity in consumer embedded products and the improvements in process technology, Multi-Processor System-On-Chip (MPSoC) architectures have become widespread. These new systems are very complex to design as they must execute multiple co ...

Drug development and personalized therapy require accurate and frequent monitoring of the metabolic response by living tissues to treatments. In case of high risk side effects, e.g. therapies with interfering anti-cancer molecule cocktails, direct monitori ...

Die-temperature control to avoid hotspots is increasingly critical in Multiprocessor System-on-Chip (MPSoCs) for stream computing. In this context, thermal balancing policies based on task migration are a promising approach to re-distribute power dissipati ...

Luca Benini

Chat with Graph Search

New insights for using self-assembly materials to improve the detection stability in label-free DNA-chip and immuno-sensors

Bioimaging and Functional Genomics

Online Thermal Control Methods for Multi-Processor Systems

Cost-Effective Design of Mesh-of-Tree Interconnect for Multi-Core Clusters with 3-D Stacked L2 Scratchpad Memory

SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3D Systems on Chips

Low-power processor architecture exploration for online biomedical signal analysis

Reliability-Aware Design for Nanometer-Scale Devices

HW-SW Emulation Framework for Temperature-Aware Design in MPSoCs

Method to design network-on-chip (noc)-based communication systems

Real-time high-sensitivity impedance measurement interface for tethered BLM biosensor arrays

New probe immobilizations by lipoate-diethalonamine or ethylene-glycol molecules for capacitance DNA chip

A Portable Setup for Molecular Detection by Transmission LSPR

Efficient Sample Delay Calculation for 2-D and 3-D Ultrasound Imaging

Synthesis of Predictable Networks-on-Chip Based Interconnect Architectures for Chip Multi-Processors

Designing Application-Specific Networks on Chips with Floorplan Information

Designing Message-Dependent Deadlock Free Networks on Chips for Application-Specific Systems on Chips

Joint co-clustering: Co-clustering of genomic and clinical bioimaging data

Architectural Exploration of MPSoC Designs Based on an FPGA Emulation Framework

Circuits Design and Nano-Structured Electrodes for Drugs Monitoring in Personalized Therapy

Thermal Balancing Policy for Multiprocessor Stream Computing Platforms