Lecture
Mediaspace scheduled maintenance: Aug 25, 2026 07:00 - 12:00 AM. During this time, videos will be temporarily unavailable. Check status updates.
This lecture covers the small-signal model for the CS stage in IC design, including saturation and channel-length modulation effects. It also discusses the voltage gain in CS stages with resistive and diode-connected loads.