Mediaspace scheduled maintenance: Aug 25, 2026 07:00 - 12:00 AM. During this time, videos will be temporarily unavailable. Check status updates.
This lecture covers the impact of PVT variations on integrated circuits, emphasizing the uncertainties in IC design due to process, voltage, and temperature variations. It discusses the challenges of variability, worst-case design paradigms, spatial and temporal correlations of variations, and the importance of Monte-Carlo simulations in estimating parametric yield. The instructor explains the significance of global operating corners, the limitations of binning for general-purpose computing, and the analysis of very high yield using Monte-Carlo simulations.
This video is available exclusively on Mediaspace for a restricted audience. Please log in to MediaSpace to access it if you have the necessary permissions.
Watch on Mediaspace