Logic Gates and IC Technology

Related lectures (50)

Covers the Logical Effort method for optimizing logic delay and gate sizing impact.

Explores elevator logic systems, including behavior analysis, logic functions, SR-Latches, and Set-Reset Latches.

Covers the implementation of SR and D latches and flip-flops.

Covers the design considerations for 3-dimensional NAND circuits, focusing on transistor sizing and performance optimization.

Discusses digital logic circuits, focusing on CMOS technology and Verilog modeling techniques.

Compares BJT and FET operation in logic systems, discusses TTL vs CMOS technologies, and explores Set-Reset Latch functionality.

Covers VLSI design basics, including scaling, technology, MOSFET operation, and logic circuit implementation.

Covers timing analysis of synchronous circuits, focusing on flip-flops, timing constraints, and metastability issues.

Covers solutions for creating logic gates using neural networks and introduces the XOR gate and Recurrent Neural Networks (RNN).

Covers the properties and theorems of Boolean algebra in logic systems.

Covers dynamic memory elements, latches, flip-flops, timing parameters, clock skew, and synchronous pipelining.

Explores Boolean algebra properties and optimization techniques using Karnaugh diagrams and De Morgan's theorems.

Introduces the fundamentals of digital systems, focusing on sequential logic and memory elements like latches and flip-flops.

Covers the design of bandgap references focusing on temperature-independent references.

Covers circuits and elementary quantum gates like H, T, S, X, Y, and Z, as well as general unitary and controlled operations.

Explores diode characteristics, rectification, AC-DC conversion, and voltage regulation applications.

Explores the voltage transfer characteristic of a CMOS inverter, analyzing DC parameters for optimal design.

Compares Medvedev, Moore, and Mealy FSM models and their structures.

Covers quantum and nanocomputing, focusing on molecules as conductive elements, molecular transistors, and field coupling elements.

Explains the design and synthesis of Finite State Machines in logic systems.

Page 2 of 3