Login to filter by course Login to filter by course Reset
Direct-mapped and Annex CachesCovers direct-mapped and annex caches in computer architecture, explaining cache structure, access patterns, hit rates, and latency calculations.
Introduction to ProcessorsCovers the fundamentals of processors, from digital logic to program execution, including components like ALU, register file, and control logic.
NIOS II - Avalon BusExplores the NIOS II softcore processor and the Avalon Bus in FPGA embedded systems.
Memories: Evolution and TypesExplores the evolution and taxonomy of memories, focusing on SRAM and DRAM differences, memory layout, and functional taxonomy.
Register MachineCovers the efficiency of register machines over stack machines, memory organization, and mapping instructions.