Mediaspace scheduled maintenance: Aug 25, 2026 07:00 - 12:00 AM. During this time, videos will be temporarily unavailable. Check status updates.

Concept

Line code

Related publications (29)

A 0.14-nJ/b 200-Mb/s 2.7-3.5-GHz Quasi-Balanced FSK Transceiver With PLL-Based Modulation and Sideband Energy Detection

Cong Ding

This paper describes a balanced frequency shift keying (FSK) modulation, namely quasi-balanced FSK (QB-FSK), for energy-efficient high-data-rate communication. Not suffering from data-pattern dependency, the proposed modulation method enables frequency mod ...

2024

Mismatched Decoding Reliability Function at Zero Rate

Marco Bondaschi

We derive an upper bound on the reliability function of mismatched decoding for zero-rate codes. The bound is based on a result by Komlos that shows the existence of a subcode with certain symmetry properties. The bound is shown to coincide with the expurg ...

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC2022

List Ordered Statistics Decoders for Polar Codes

Andreas Peter Burg, Yifei Shen, Leyu Zhang

The de-facto standard decoding algorithm for polar codes, successive cancellation list (SCL) decoding, is a breadth-first search algorithm. By keeping a list of candidate codewords, SCL decoding improves the performance as the list size L increases. Howeve ...

IEEE2022

Enhancing the Reliability of Dense LoRaWAN Networks With Multi-User Receivers

Andreas Peter Burg, Joachim Tobias Tapparel

LoRaWAN is a low-power wireless technology that provides long-range connectivity to battery-powered Internet of Things (IoT) devices. To minimize the energy consumption of the IoT nodes, LoRaWAN networks use for the uplink a pure non-slotted ALOHA multiple ...

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC2021

Asynchronous sar adc with unit length capacitors and constant common mode monotonic switching

Volkan Cevher, Arda Uran

A Successive Approximation Register Analog-to-Digital Converter (SAR ADC) comprising a Track-and-Hold (T/H) switch configured for a sampling of an input voltage in the form of charge onto a capacitor; a Capacitive Digital-to- Analog Converter (CD AC) opera ...

2021

Sampling and Reconstruction of Bandlimited Signals with Multi-Channel Time Encoding

Martin Vetterli, Adam James Scholefield, Karen Adam

Sampling is classically performed by recording the amplitude of the input at given time instants; however, sampling and reconstructing a signal using multiple devices in parallel becomes a more difficult problem to solve when the devices have an unknown sh ...

2020

On Polar Coding For Finite Blocklength Secret Key Generation Over Wireless Channels

Yanina Yurina Shkel

We consider the problem of secret key generation from correlated Gaussian random variables in the finite blocklength regime. Such keys could be used to encrypt communication in IoT networks, and have provable secrecy guarantees in contrast to classic crypt ...

IEEE2020

97.4%-Efficient All-GaN Dual-Active-Bridge Converter with High Step-up High-Frequency Matrix Transformer

Elison de Nazareth Matioli, Armin Jafari, Mohammad Samizadeh Nikooytabalvandani, Palliyage Srilak Nirmana Perera

In this work, we demonstrate a state-of-the-art high step-up/down dual-active-bridge (DAB) converter designed with GaN transistors, to achieve a high efficiency and large power-density. A quasi-planar matrix transformer with high step-up/down ratio is demo ...

2020

Modulation Considerations for Modular Multilevel Converter Operating with Parallel Branches and Phase-Shifted Carriers

Drazen Dujic, Stefan Milovanovic

The branch paralleling represents one of the available options with regards to the modular multilevel converter power extension. In such a case, the main technical challenge resides in the control domain, whereas a new set of possibilities from the voltage ...

IEEE2020

A New Coding Paradigm for the Primitive Relay Channel

Rüdiger Urbanke, Seyed Hamed Hassani, Marco Mondelli

We consider the primitive relay channel, where the source sends a message to the relay and to the destination, and the relay helps the communication by transmitting an additional message to the destination via a separate channel. Two well-known coding tech ...

2019

Design Techniques for High-Speed Multi-Level Viterbi Detectors and Trellis-Coded-Modulation Decoders

Andreas Peter Burg, Thomas Toifl, Lukas Kull

The implementation of a 25.6-Gb/s four-level pulse-amplitude-modulation (4-PAM) reduced-state sliding-block Viterbi detector (VD) is presented. The power consumption of the VD is 105 orilV at a supply voltage of 0.7 V, corresponding to an energy efficiency ...

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC2018

Hybrid Coding Scheme for Brillouin Optical Time-domain Analysis Based on Golay and Differential Pulses

Luc Thévenaz, Marcelo Alfonso Soto Hernandez, Zhisheng Yang

A hybrid Golay coding method based on differential pulse-pair sequences is proposed for distributed Brillouin sensing. The method provides 1.5 dB signal-to-noise ratio improvement over unipolar Golay with halved measurement time, securing high spatial reso ...

Optical Society of America2018

Decoder Partitioning: Towards Practical List Decoding of Polar Codes

Rüdiger Urbanke, Seyed Hamed Hassani, Marco Mondelli

Polar codes represent one of the major recent breakthroughs in coding theory and, because of their attractive features, they have been selected for the incoming SG standard. As such, a lot of attention has been devoted to the development of decoding algori ...

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC2018

Fast Low-Complexity Decoders for Low-Rate Polar Codes

Alexios Konstantinos Balatsoukas Stimming, Pascal Giard

Polar codes are capacity-achieving error-correcting codes with an explicit construction that can be decoded with low-complexity algorithms. In this work, we show how the state-of-the-art low-complexity decoding algorithm can be improved to better accommoda ...

2018

A 60 Gb/s 1.9 pJ/bit NRZ Optical-Receiver with Low Latency Digital CDR in 14nm CMOS FinFET

Yusuf Leblebici, Alessandro Cevrero, Thomas Toifl, Lukas Kull, Ilter Ozkaya

This work reports a low power implementation of a 60Gb/s NRZ optical receiver (RX) in 14nm bulk CMOS finFET featuring a first-order digital CDR with high jitter tolerance (JTOL). The design includes a single phase-rotator (PR) with low complexity control l ...

2017

A Time-Division Multiplexing Signaling Scheme for Low-Power Multi-Drop Memory Links

Yusuf Leblebici, Gain Kim, Kiarash Gharibdoust, Chen Cao

A time-division multiplexing (TDM) digital channel coding scheme for wireline multi-drop interfaces has been proposed. Shaping the TX spectrum to avoid channel frequency notches, the proposed digital TDM signaling reduces inter-symbol interference (ISI) an ...

2017

Coding for Communications and Secrecy

Mani Bastaniparizi

Shannon, in his landmark 1948 paper, developed a framework for characterizing the fundamental limits of information transmission. Among other results, he showed that reliable communication over a channel is possible at any rate below its capacity. In 2008, ...

EPFL2017

A Time-Division Multiplexing Signaling Scheme for Inter-Symbol/Channel Interference Reduction in Low-Power Multi-Drop Memory Links

Yusuf Leblebici, Seyed Armin Tajalli, Gain Kim, Kiarash Gharibdoust, Chen Cao

A time-division multiplexing (TDM) digital channel coding scheme with inter-symbol interference (ICI) reduction property for multi-drop memory interfaces has been proposed. Shaping the TX spectrum to avoid channel frequency notches, the proposed digital TD ...

Ieee-Inst Electrical Electronics Engineers Inc2017

Increasing robustness of bipolar pulse coding in Brillouin distributed fiber sensors

Luc Thévenaz, Marcelo Alfonso Soto Hernandez, Zhisheng Yang

The robustness of bipolar pulse coding against pump depletion issues in Brillouin distributed fiber sensors is theoretically and experimentally investigated. The presented analysis points out that the effectiveness of bipolar coding in Brillouin sensing ca ...

Optical Society of America2016

A 51.4 Mb/s FSK Transmitter Employing a Phase Domain Digital Synthesizer with 1.5 mu s Start-up for Energy Efficient Duty Cycling

Christian Enz, Nicola Scolari, David Ruffieux, Raghavasimhan Thirunarayanan

This paper presents a low start-up latency Transmitter (TX) that can achieve FSK data rates of upto 51.4 Mb/s for deployment in duty cycled microsensor nodes. Utilizing a Phase Domain Digital Synthesizer with an FBAR frequency reference, this TX has a star ...

Ieee2016